Pre-Si Validation Engineer

About the role

The role involves formally verifying IP and SoC microarchitecture before silicon exists, using model checking and equivalence checking, building test and coverage plans, and resolving convergence issues with architects and RTL teams. It requires six-plus years with formal tools, SystemVerilog, and CPU cache coherence knowledge.